{"id":2370,"date":"2026-06-24T10:14:57","date_gmt":"2026-06-24T02:14:57","guid":{"rendered":"https:\/\/jeez-semicon.com\/?p=2370"},"modified":"2026-06-24T10:14:57","modified_gmt":"2026-06-24T02:14:57","slug":"what-is-semiconductor-planarization-definition-history-why-it-matters","status":"publish","type":"post","link":"https:\/\/jeez-semicon.com\/es\/blog\/what-is-semiconductor-planarization-definition-history-why-it-matters\/","title":{"rendered":"What Is Semiconductor Planarization? Definition, History &amp; Why It Matters"},"content":{"rendered":"<!-- JEEZ | Cluster 01 | What Is Semiconductor Planarization? Definition, History & Why It Matters -->\n<link rel=\"preconnect\" href=\"https:\/\/fonts.googleapis.com\">\n<link rel=\"preconnect\" href=\"https:\/\/fonts.gstatic.com\" crossorigin>\n<link href=\"https:\/\/fonts.googleapis.com\/css2?family=Syne:wght@600;700;800&#038;family=Inter:ital,wght@0,400;0,500;0,600;1,400&#038;display=swap\" rel=\"stylesheet\">\n<style>\n.jeez-pl*,.jeez-pl*::before,.jeez-pl*::after{box-sizing:border-box}\n.jeez-pl{--jz-navy:#0B1D3A;--jz-navy-mid:#0D2B4E;--jz-teal:#0D9488;--jz-teal-dark:#0A7A70;--jz-teal-xlight:#F0FDFB;--jz-blue:#1D6FA4;--jz-blue-lite:#EFF8FF;--jz-text:#1E293B;--jz-muted:#64748B;--jz-border:#E2E8F0;--jz-bg:#F8FAFC;--jz-gold:#B45309;--jz-gold-lite:#FFFBEB;--jz-white:#FFFFFF;--jz-radius:10px;font-family:'Inter',system-ui,sans-serif;font-size:16px;line-height:1.78;color:var(--jz-text);max-width:880px;margin:0 auto;padding:0 16px 60px}\n.jeez-pl .jz-hero{background:linear-gradient(140deg,#0B1D3A 0%,#0D2B4E 55%,#0F3A60 100%);border-radius:16px;padding:52px 48px 44px;margin-bottom:40px;position:relative;overflow:hidden}\n.jeez-pl .jz-hero::before{content:'';position:absolute;inset:0;background:repeating-linear-gradient(0deg,transparent 0px,transparent 39px,rgba(13,148,136,.07) 39px,rgba(13,148,136,.07) 40px);pointer-events:none}\n.jeez-pl .jz-hero-eyebrow{display:inline-flex;align-items:center;gap:6px;background:rgba(13,148,136,.18);color:#5EEAD4;font-size:11px;font-weight:700;letter-spacing:.1em;text-transform:uppercase;padding:4px 14px;border-radius:99px;border:1px solid rgba(94,234,212,.28);margin-bottom:20px;position:relative;z-index:1}\n.jeez-pl .jz-hero h1{font-family:'Syne',sans-serif;font-size:clamp(1.55rem,3.5vw,2.35rem);font-weight:800;color:#fff;line-height:1.18;margin:0 0 20px;position:relative;z-index:1;max-width:700px}\n.jeez-pl .jz-hero-lead{color:rgba(255,255,255,.77);font-size:1.04rem;line-height:1.76;max-width:660px;margin:0 0 26px;position:relative;z-index:1}\n.jeez-pl .jz-hero-meta{display:flex;flex-wrap:wrap;align-items:center;gap:6px 14px;font-size:12px;color:rgba(255,255,255,.5);position:relative;z-index:1}\n.jeez-pl .jz-hero-meta .jz-pipe{color:rgba(255,255,255,.25)}\n.jeez-pl .jz-hero-meta strong{color:#5EEAD4;font-weight:600}\n.jeez-pl .jz-back-link{display:inline-flex;align-items:center;gap:6px;font-size:12.5px;font-weight:600;color:var(--jz-muted);text-decoration:none;margin-bottom:18px;padding:5px 14px;border:1px solid var(--jz-border);border-radius:99px;background:var(--jz-bg);transition:color .15s}\n.jeez-pl .jz-back-link:hover{color:var(--jz-teal);text-decoration:none;border-color:rgba(13,148,136,.4)}\n.jeez-pl .jz-toc{background:var(--jz-bg);border:1px solid var(--jz-border);border-left:4px solid var(--jz-teal);border-radius:var(--jz-radius);padding:26px 30px 22px;margin-bottom:46px}\n.jeez-pl .jz-toc-label{font-size:11px;font-weight:700;letter-spacing:.1em;text-transform:uppercase;color:var(--jz-teal);margin-bottom:14px;display:block}\n.jeez-pl .jz-toc ol{margin:0;padding-left:18px;columns:2;column-gap:28px}\n.jeez-pl .jz-toc li{margin-bottom:8px;font-size:13.5px;break-inside:avoid;line-height:1.4}\n.jeez-pl .jz-toc a{color:var(--jz-blue);text-decoration:none;font-weight:500}\n.jeez-pl .jz-toc a:hover{color:var(--jz-teal)}\n.jeez-pl section{margin-bottom:52px}\n.jeez-pl h2{font-family:'Syne',sans-serif;font-size:1.52rem;font-weight:800;color:var(--jz-navy);margin:0 0 18px;padding-bottom:13px;border-bottom:2px solid var(--jz-border);line-height:1.25;scroll-margin-top:24px}\n.jeez-pl h2 .jz-sn{color:var(--jz-teal);font-size:.88rem;margin-right:8px;font-weight:700}\n.jeez-pl h3{font-family:'Syne',sans-serif;font-size:1.1rem;font-weight:700;color:var(--jz-navy);margin:30px 0 10px;line-height:1.35}\n.jeez-pl h4{font-family:'Inter',sans-serif;font-size:.95rem;font-weight:600;color:var(--jz-navy);margin:16px 0 6px}\n.jeez-pl p{margin:0 0 16px}\n.jeez-pl p:last-child{margin-bottom:0}\n.jeez-pl a{color:var(--jz-teal);font-weight:500;text-decoration:none}\n.jeez-pl a:hover{color:var(--jz-teal-dark);text-decoration:underline}\n.jeez-pl ul,.jeez-pl ol{margin:10px 0 16px;padding-left:22px}\n.jeez-pl li{margin-bottom:7px}\n.jeez-pl ul li::marker{color:var(--jz-teal)}\n.jeez-pl .jz-callout{border-left:4px solid var(--jz-teal);background:var(--jz-teal-xlight);border-radius:0 var(--jz-radius) var(--jz-radius) 0;padding:16px 20px;margin:20px 0}\n.jeez-pl .jz-callout.blue{border-left-color:var(--jz-blue);background:var(--jz-blue-lite)}\n.jeez-pl .jz-callout.gold{border-left-color:var(--jz-gold);background:var(--jz-gold-lite)}\n.jeez-pl .jz-callout-tag{font-size:10px;font-weight:700;letter-spacing:.1em;text-transform:uppercase;color:var(--jz-teal);display:block;margin-bottom:6px}\n.jeez-pl .jz-callout.blue .jz-callout-tag{color:var(--jz-blue)}\n.jeez-pl .jz-callout.gold .jz-callout-tag{color:var(--jz-gold)}\n.jeez-pl .jz-table-wrap{overflow-x:auto;margin:22px 0;border-radius:var(--jz-radius);border:1px solid var(--jz-border);box-shadow:0 1px 4px rgba(0,0,0,.05)}\n.jeez-pl .jz-table-wrap table{width:100%;border-collapse:collapse;font-size:13px;line-height:1.5}\n.jeez-pl .jz-table-wrap thead th{background:var(--jz-navy);color:#fff;font-family:'Syne',sans-serif;font-weight:700;font-size:12px;padding:12px 15px;text-align:left;white-space:nowrap}\n.jeez-pl .jz-table-wrap thead th:first-child{border-radius:9px 0 0 0}\n.jeez-pl .jz-table-wrap thead th:last-child{border-radius:0 9px 0 0}\n.jeez-pl .jz-table-wrap tbody td{padding:10px 15px;border-bottom:1px solid var(--jz-border);vertical-align:top;color:var(--jz-text)}\n.jeez-pl .jz-table-wrap tbody tr:nth-child(even){background:var(--jz-bg)}\n.jeez-pl .jz-table-wrap tbody tr:hover{background:var(--jz-teal-xlight)}\n.jeez-pl .jz-table-wrap tbody tr:last-child td{border-bottom:none}\n.jeez-pl .jz-stat-row{display:grid;grid-template-columns:repeat(3,1fr);gap:12px;margin:22px 0}\n.jeez-pl .jz-stat{background:var(--jz-navy);border-radius:var(--jz-radius);padding:20px 14px 16px;text-align:center}\n.jeez-pl .jz-stat-val{font-family:'Syne',sans-serif;font-size:1.85rem;font-weight:800;color:#5EEAD4;display:block;line-height:1;margin-bottom:7px}\n.jeez-pl .jz-stat-lbl{font-size:11.5px;color:rgba(255,255,255,.68);line-height:1.4}\n.jeez-pl .jz-grid-2{display:grid;grid-template-columns:1fr 1fr;gap:14px;margin:20px 0}\n.jeez-pl .jz-card{border:1px solid var(--jz-border);border-top:3px solid var(--jz-teal);border-radius:var(--jz-radius);padding:20px;background:var(--jz-white)}\n.jeez-pl .jz-card h4{margin:0 0 8px;font-size:.92rem;color:var(--jz-navy)}\n.jeez-pl .jz-card p{margin:0;font-size:13.5px;color:var(--jz-muted);line-height:1.6}\n.jeez-pl .jz-more{display:inline-flex;align-items:center;gap:8px;background:var(--jz-teal-xlight);border:1px solid rgba(13,148,136,.22);border-radius:8px;padding:9px 17px;font-size:13px;font-weight:600;color:var(--jz-teal-dark);text-decoration:none;margin-top:12px;transition:background .15s}\n.jeez-pl .jz-more:hover{background:rgba(13,148,136,.14);color:var(--jz-teal-dark);text-decoration:none}\n.jeez-pl .jz-more-arrow{font-size:14px;flex-shrink:0}\n.jeez-pl .jz-cta-box{background:linear-gradient(140deg,#0B1D3A 0%,#0A3D62 100%);border-radius:16px;padding:44px 48px;text-align:center;margin:50px 0;position:relative;overflow:hidden}\n.jeez-pl .jz-cta-box::before{content:'';position:absolute;left:-70px;bottom:-70px;width:230px;height:230px;border-radius:50%;background:radial-gradient(circle,rgba(13,148,136,.16) 0%,transparent 70%)}\n.jeez-pl .jz-cta-box h3{font-family:'Syne',sans-serif;color:#fff;font-size:1.4rem;font-weight:800;margin:0 0 10px;position:relative}\n.jeez-pl .jz-cta-box p{color:rgba(255,255,255,.74);max-width:520px;margin:0 auto 26px;font-size:14.5px;position:relative}\n.jeez-pl .jz-btn{display:inline-block;background:var(--jz-teal);color:#fff;font-size:14.5px;font-weight:700;padding:13px 36px;border-radius:8px;text-decoration:none;letter-spacing:.02em;position:relative;transition:background .15s,transform .1s}\n.jeez-pl .jz-btn:hover{background:var(--jz-teal-dark);color:#fff;text-decoration:none;transform:translateY(-2px)}\n.jeez-pl .jz-faq-list{margin-top:18px}\n.jeez-pl .jz-faq-item{border:1px solid var(--jz-border);border-radius:var(--jz-radius);margin-bottom:12px;overflow:hidden}\n.jeez-pl .jz-faq-q{background:var(--jz-bg);padding:15px 20px;font-weight:600;font-size:14.5px;color:var(--jz-navy);border-left:4px solid var(--jz-teal);line-height:1.4}\n.jeez-pl .jz-faq-a{padding:14px 20px 16px;font-size:14px;color:var(--jz-text);line-height:1.74;border-top:1px solid var(--jz-border)}\n@media(max-width:680px){.jeez-pl .jz-hero{padding:28px 22px}.jeez-pl .jz-toc ol{columns:1}.jeez-pl .jz-grid-2{grid-template-columns:1fr}.jeez-pl .jz-stat-row{grid-template-columns:1fr 1fr}.jeez-pl .jz-cta-box{padding:32px 22px}.jeez-pl h2{font-size:1.3rem}}\n@media(max-width:400px){.jeez-pl .jz-stat-row{grid-template-columns:1fr}}\n<\/style>\n\n<div class=\"jeez-pl\">\n\n<a class=\"jz-back-link\" href=\"https:\/\/jeez-semicon.com\/es\/blog\/Planarization-in-Semiconductor-Manufacturing-Complete-Guide\/\" target=\"_blank\" rel=\"noopener noreferrer\">\u2190 Back to Complete Planarization Guide<\/a>\n\n<div class=\"jz-hero\">\n  <span class=\"jz-hero-eyebrow\">Semiconductor Fundamentals<\/span>\n  <p class=\"jz-hero-lead\">Semiconductor planarization is the process of reducing or eliminating surface topography on a wafer during integrated circuit fabrication. This article covers the complete definition, the physical reasons planarity is critical at advanced nodes, the distinction between local and global planarization, and a full historical timeline from 1961 through June 2026.<\/p>\n  <div class=\"jz-hero-meta\">\n    <span>Updated: <strong>June 2026<\/strong><\/span>\n    <span class=\"jz-pipe\">|<\/span>\n    <span>By <strong>JEEZ Technical Team<\/strong><\/span>\n  <\/div>\n<\/div>\n\n<nav class=\"jz-toc\" aria-label=\"\u00cdndice\">\n  <span class=\"jz-toc-label\">\u00cdndice<\/span>\n  <ol>\n    <li><a href=\"#definition\">Technical Definition of Semiconductor Planarization<\/a><\/li>\n    <li><a href=\"#topography-problem\">The Topography Problem: Why Flat Surfaces Matter<\/a><\/li>\n    <li><a href=\"#failure-modes\">Failure Modes Caused by Poor Planarity<\/a><\/li>\n    <li><a href=\"#local-vs-global\">Local vs. Global Planarization<\/a><\/li>\n    <li><a href=\"#timeline\">A Complete Historical Timeline (1961\u20132026)<\/a><\/li>\n    <li><a href=\"#yield-impact\">Planarity and Semiconductor Yield<\/a><\/li>\n    <li><a href=\"#measurement\">How Planarity Is Measured<\/a><\/li>\n    <li><a href=\"#cmp-solution\">CMP: The Industry Solution<\/a><\/li>\n    <li><a href=\"#faq\">Preguntas frecuentes<\/a><\/li>\n  <\/ol>\n<\/nav>\n\n\n<section id=\"definition\">\n  <h2><span class=\"jz-sn\">01<\/span>Technical Definition of Semiconductor Planarization<\/h2>\n  <p>Semiconductor planarization is defined as any process that reduces or eliminates topographic variation on the surface of a semiconductor wafer during integrated circuit (IC) manufacturing. The term derives from &#8220;planar&#8221; \u2014 geometrically flat \u2014 and refers to the goal of creating a surface that is as close to a perfect plane as practicable, both locally (near individual device features) and globally (across the full chip and wafer).<\/p>\n  <p>In practical manufacturing terms, planarization is measured through several surface metrics. <strong>Rugosidad superficial (Ra)<\/strong> captures sub-micron texture \u2014 the arithmetic average height deviation across a small scan area, typically measured by atomic force microscopy (AFM) and specified in the range of 0.2\u20132 nm for advanced CMP applications. <strong>Within-wafer non-uniformity (WIWNU)<\/strong> measures how uniformly a film has been planarized across the full 300 mm wafer diameter, expressed as a percentage of the mean film thickness \u2014 leading-edge processes target WIWNU below 1%. <strong>Total Thickness Variation (TTV)<\/strong> captures the worst-case peak-to-valley thickness difference across the wafer and complements WIWNU as a specification for wafer-level flatness.<\/p>\n  <p>Planarization is not a single, discrete process step but rather an outcome \u2014 achieved by one or more process techniques applied at specific points in the device fabrication flow. The dominant technique since the late 1980s has been Chemical Mechanical Planarization (CMP), which simultaneously employs chemical reactivity and mechanical abrasion to remove material from a wafer surface and converge it toward a uniform plane.<\/p>\n\n  <div class=\"jz-stat-row\">\n    <div class=\"jz-stat\"><span class=\"jz-stat-val\">&lt;1%<\/span><span class=\"jz-stat-lbl\">WIWNU target for advanced CMP at leading-edge nodes<\/span><\/div>\n    <div class=\"jz-stat\"><span class=\"jz-stat-val\">&lt;0,3 nm<\/span><span class=\"jz-stat-lbl\">Ra specification for hybrid bonding surface preparation<\/span><\/div>\n    <div class=\"jz-stat\"><span class=\"jz-stat-val\">25+<\/span><span class=\"jz-stat-lbl\">CMP steps required at the 2 nm node (June 2026)<\/span><\/div>\n  <\/div>\n<\/section>\n\n\n<section id=\"topography-problem\">\n  <h2><span class=\"jz-sn\">02<\/span>The Topography Problem: Why Flat Surfaces Matter<\/h2>\n  <p>The necessity of planarization arises directly from the sequential, additive nature of IC fabrication. A finished chip is not manufactured in a single step; it is built layer by layer through hundreds of sequential process steps, each of which modifies the surface of the wafer in some way. Thermal oxidation grows an oxide film. Chemical vapor deposition (CVD) deposits a conformal dielectric. Photolithography patterns a resist film. Dry etching transfers the pattern into the underlying film. Ion implantation modifies the electrical properties of specific regions. Each step interacts with the topography left by all previous steps.<\/p>\n\n  <h3>How Topography Accumulates<\/h3>\n  <p>Consider the simplest example: a gate stack formed on a flat silicon surface. A 10 nm high-k dielectric + 80 nm metal gate + 60 nm capping layer is deposited, etched, and left standing on the surface. An inter-layer dielectric (ILD) oxide is then deposited by CVD over this structure. A well-controlled CVD process deposits material conformally \u2014 it follows the contours of the underlying surface. The result is an oxide film that is perfectly smooth at long range but has a step height, at the gate edge, equal to the height of the gate stack below it. If the gate stack is 150 nm tall, the oxide surface has a 150 nm step height at every gate edge across the die.<\/p>\n  <p>Now deposit a second metal layer over this unplanarized ILD. The metal fills in the recesses near gate edges and forms peaks over the gates. After patterning this second metal, the surface is now even more complex. Add a third layer, and the cumulative step height from all layers below \u2014 which has never been corrected \u2014 may approach 400\u2013500 nm over the chip area. At this point, the wafer surface is no longer a flat plane; it is a complex three-dimensional landscape of peaks, valleys, and slopes, with height differences exceeding the working tolerances of every subsequent process tool in the fab.<\/p>\n\n  <h3>The Depth-of-Focus Constraint<\/h3>\n  <p>Optical photolithography exposes a photoresist film through a high-numerical-aperture lens system that has a finite depth of focus (DOF). For the 193 nm immersion lithography systems that dominate volume production from the 45 nm node through current advanced nodes, the effective DOF is typically \u00b130\u201380 nm depending on the specific exposure conditions, numerical aperture, and pattern type. EUV lithography tools operating at 13.5 nm are similarly constrained. Any portion of the wafer surface that lies outside this narrow DOF window during exposure receives a defocused image: the printed features are wider, narrower, or rounded relative to the target dimensions, producing systematic CD (critical dimension) errors. At modern transistor scales, a CD error of even a few nanometers can shift the threshold voltage of a transistor by tens of millivolts \u2014 enough to cause a chip to fail functional testing or miss its performance specification.<\/p>\n\n  <div class=\"jz-callout gold\">\n    <span class=\"jz-callout-tag\">Key Constraint<\/span>\n    <p>The depth-of-focus window for 193 nm immersion lithography is as small as <strong>\u00b130\u201350 nm<\/strong>. A cumulative surface height variation of even 100 nm across a chip exposure field \u2014 easily accumulated after just two or three un-planarized process layers \u2014 will push part of the exposure field out of focus, causing CD errors and yield loss.<\/p>\n  <\/div>\n<\/section>\n\n\n<section id=\"failure-modes\">\n  <h2><span class=\"jz-sn\">03<\/span>Failure Modes Caused by Poor Planarity<\/h2>\n  <p>Beyond lithographic focus, poor planarity drives several distinct failure modes that affect device yield, parametric performance, and long-term reliability:<\/p>\n\n  <div class=\"jz-grid-2\">\n    <div class=\"jz-card\">\n      <h4>Step Coverage Failure<\/h4>\n      <p>Thin conductive or dielectric films deposited over sharp step edges experience reduced thickness at the step sidewall. In interconnect barrier metals (TaN, TiN, ~3\u20138 nm thick), step coverage failures create weak spots where electromigration can initiate open-circuit failures during device operation. Severe step coverage failures produce complete film discontinuities \u2014 voids \u2014 at the step, rendering the interconnect non-functional immediately after fabrication.<\/p>\n    <\/div>\n    <div class=\"jz-card\">\n      <h4>Via Fill Variation<\/h4>\n      <p>Contact holes and vias etched into a non-planar dielectric surface have different effective depths depending on their lateral position relative to the underlying topography. Deep vias receive insufficient tungsten or copper fill; shallow vias may be over-filled or bridge adjacent structures. Both conditions produce parametric failure (high contact resistance) or hard failure (short circuit).<\/p>\n    <\/div>\n    <div class=\"jz-card\">\n      <h4>Etch Rate Non-Uniformity<\/h4>\n      <p>Dry etch processes are sensitive to incoming surface geometry. A non-planar dielectric surface results in variable etch depths across the chip for identical process conditions \u2014 some regions are over-etched (exposing underlying materials or thinning stop layers), others under-etched (leaving dielectric residue above the etch target). This pattern-dependent etch variation is a major contributor to across-chip CD non-uniformity.<\/p>\n    <\/div>\n    <div class=\"jz-card\">\n      <h4>Resist Thickness Variation<\/h4>\n      <p>Photoresist is spun onto the wafer surface and forms a film whose thickness is governed by surface tension and spin dynamics. On a non-planar surface, resist pools in recesses and thins over protrusions. Variable resist thickness produces variable exposure sensitivity across the exposure field \u2014 effectively shifting the effective dose at each point \u2014 broadening the process window and increasing within-die CD variation.<\/p>\n    <\/div>\n  <\/div>\n<\/section>\n\n\n<section id=\"local-vs-global\">\n  <h2><span class=\"jz-sn\">04<\/span>Local vs. Global Planarization<\/h2>\n  <p>The most fundamental classification in semiconductor planarization is the distinction between local and global effectiveness. This distinction is not academic \u2014 it determines which planarization techniques are compatible with which technology node requirements.<\/p>\n\n  <h3>Local Planarization<\/h3>\n  <p><strong>Local planarization<\/strong> reduces step heights over short lateral distances, typically spanning a few micrometers to tens of micrometers. A locally planarizing technique will smooth out the step immediately adjacent to an individual gate stack, metal line, or trench feature, but will not establish uniformity across the chip area as a whole. The surface, after local planarization, may look smooth at the feature level while still having large-scale &#8220;hills and valleys&#8221; corresponding to regions of high device density vs. sparse areas across the die.<\/p>\n  <p>Techniques providing primarily local planarization include: Spin-on-Glass (SOG), BPSG and PSG thermal reflow, resist etch-back planarization, and conformal HDP-CVD deposition. These techniques were adequate for feature sizes larger than about 0.5 \u00b5m, where the depth-of-focus budget for optical lithography was generous enough to tolerate the remaining long-range topographic variation.<\/p>\n\n  <h3>Global Planarization<\/h3>\n  <p><strong>Global planarization<\/strong> achieves surface uniformity over the full chip area (typically several cm\u00b2) and across the complete 300 mm wafer diameter. A globally planarized surface is uniform not only adjacent to individual features but also across regions of different pattern density, different aspect ratios, and different underlying film stack thicknesses. Only global planarization satisfies the depth-of-focus requirements of modern deep-UV and EUV lithography systems.<\/p>\n  <p>Chemical Mechanical Planarization (CMP) is currently the only production-ready technique that achieves true global planarization. Its self-leveling mechanism \u2014 in which elevated surface features experience higher contact pressure against the polishing pad and are therefore removed faster than recessed areas \u2014 drives the entire surface toward a single plane regardless of the underlying pattern distribution. No deposition-based, etch-based, or thermal technique offers this self-leveling behavior over wafer-scale distances.<\/p>\n\n  <div class=\"jz-table-wrap\">\n    <table>\n      <thead>\n        <tr><th>Propiedad<\/th><th>Local Planarization<\/th><th>Global Planarization (CMP)<\/th><\/tr>\n      <\/thead>\n      <tbody>\n        <tr><td>Effective spatial scale<\/td><td>1\u201350 \u00b5m<\/td><td>Full die + full 300 mm wafer<\/td><\/tr>\n        <tr><td>Compatible with &lt;100 nm lithography?<\/td><td>No (DOF insufficient)<\/td><td>Yes<\/td><\/tr>\n        <tr><td>Pattern density sensitivity<\/td><td>Alta<\/td><td>Low (managed by recipe)<\/td><\/tr>\n        <tr><td>Typical WIWNU achieved<\/td><td>5\u201320%<\/td><td>&lt;1% (leading-edge)<\/td><\/tr>\n        <tr><td>Representative techniques<\/td><td>SOG, BPSG reflow, etch-back<\/td><td>CMP<\/td><\/tr>\n        <tr><td>Still used in production (2026)?<\/td><td>Yes \u2014 legacy nodes, MEMS<\/td><td>Yes \u2014 all advanced nodes<\/td><\/tr>\n      <\/tbody>\n    <\/table>\n  <\/div>\n\n  <a class=\"jz-more\" href=\"https:\/\/jeez-semicon.com\/es\/blog\/Semiconductor-Planarization-Techniques-CMP-vs-SOG-vs-Etch-Back-Compared\/\" target=\"_blank\" rel=\"noopener noreferrer\">\n    <span>Full comparison: Semiconductor Planarization Techniques \u2014 CMP vs. SOG vs. Etch-Back<\/span>\n    <span class=\"jz-more-arrow\">\u2192<\/span>\n  <\/a>\n<\/section>\n\n\n<section id=\"timeline\">\n  <h2><span class=\"jz-sn\">05<\/span>A Complete Historical Timeline of Semiconductor Planarization (1961\u20132026)<\/h2>\n\n  <h3>1961 \u2014 The First Silicon Wafer Polish (Monsanto)<\/h3>\n  <p>The history of semiconductor planarization begins not in a chip fab but in an optics workshop. Bob Walsh at Monsanto Company recognized that the techniques used for decades to polish optical glass \u2014 applying a slurry of colloidal abrasive particles in a liquid carrier to a rotating polishing cloth \u2014 could be adapted to polish newly sliced silicon wafers. Freshly cut wafers from silicon ingots had rough surfaces from the saw blade, as well as sub-surface crystal damage that degraded device electrical performance. Colloidal silica polishing removed both the surface roughness and the damaged layer, producing the mirror-finish single-crystal wafers that early transistors and ICs required. This chemo-mechanical polishing approach established the physical principles that CMP would later exploit for in-process planarization.<\/p>\n\n  <h3>1970s \u2014 Spin-on-Glass for Early Multi-Level Metal<\/h3>\n  <p>As bipolar and early CMOS technologies moved from single-metal to two- and three-metal interconnect stacks, the step heights from aluminum lines began to cause lithographic and step coverage problems in the ILD above them. Spin-on-Glass \u2014 solutions of silicon alkoxide or silicate ester in organic solvents, spun onto the wafer and thermally cured at 400\u2013450\u00b0C to form a solid SiO\u2082-like film \u2014 offered a low-cost local planarization approach. By filling recesses adjacent to metal lines, SOG reduced the step height at the metal edges by 50\u201370%, providing sufficient local planarity for the 1\u20132 \u00b5m lithography nodes of the era. Its limitation was that it could not address long-range topographic variation and was prone to cracking when deposited thickly.<\/p>\n\n  <h3>1980s \u2014 BPSG Reflow and Etch-Back<\/h3>\n  <p>Borophosphosilicate glass (BPSG), deposited by CVD and thermally reflowed at 850\u2013950\u00b0C, achieved local planarization by viscous flow at elevated temperatures. The high temperatures required (problematic for aluminum metallization) drove the development of resist etch-back as an alternative: a thick photoresist was spun over the uneven surface, an anisotropic RIE etch was performed through the resist until the resist was consumed and the underlying dielectric was at the desired height. The technique provided moderate local planarization but suffered from pattern-density dependence and process complexity.<\/p>\n\n  <h3>1988 \u2014 IBM&#8217;s CMP Breakthrough<\/h3>\n  <p>The inflection point came in 1988, when IBM researchers at Yorktown Heights published the first technical paper describing the application of chemo-mechanical polishing to in-process device wafers for ILD planarization. The team, recognizing that the approaching 0.5 \u00b5m node would make existing local planarization approaches inadequate for 365 nm i-line and 248 nm DUV lithography, demonstrated that pressing a wafer face-down against a rotating polishing pad wetted with silica-based slurry could achieve global ILD planarization with WIWNU below 5% \u2014 an order-of-magnitude improvement over etch-back. The process entered development production at IBM within two years.<\/p>\n\n  <h3>1991\u20131995 \u2014 Industry Adoption<\/h3>\n  <p>Following IBM&#8217;s publication, the rest of the semiconductor industry moved rapidly to evaluate and adopt CMP. Applied Materials, Speedfam (later Novellus), and SpeedFam-IPEC introduced commercial CMP tools. The technology was initially deployed for ILD planarization at the 0.35 \u00b5m node and below. Intel, AMD, and other DRAM manufacturers began qualifying CMP processes through the early-to-mid 1990s. KLA-Tencor developed the first dedicated post-CMP metrology tools for in-line film thickness and uniformity measurement.<\/p>\n\n  <h3>1997 \u2014 Copper CMP and Damascene Interconnects<\/h3>\n  <p>IBM&#8217;s introduction of copper interconnects in production at its Burlington, Vermont facility in 1997 \u2014 the &#8220;PowerPC&#8221; generation \u2014 required a fundamentally new CMP capability. Unlike aluminum, which could be subtractive-etched, copper could not be patterned by dry etch at production scale. The damascene approach (patented by IBM&#8217;s Almaden Research Center) embedded copper into pre-etched trenches in the dielectric, then used CMP to remove copper overburden and expose the inlaid lines. This copper CMP process required entirely new slurry chemistry (H\u2082O\u2082 oxidizer with organic corrosion inhibitors to control dishing) and established the multi-step CMP concept (bulk Cu removal step 1, barrier removal step 2) that is still used today.<\/p>\n\n  <h3>2000s \u2014 STI CMP and Tungsten Plug<\/h3>\n  <p>The 130 nm and 90 nm generations saw CMP become standard for shallow trench isolation (STI) \u2014 replacing LOCOS for device isolation \u2014 and for tungsten contact plug formation. High-selectivity ceria-based slurries were developed specifically for STI CMP to provide the 50:1 to 100:1 oxide-to-nitride removal selectivity needed to stop precisely on the Si\u2083N\u2084 hard mask. By the mid-2000s, a logic chip required 8\u201310 CMP steps per flow.<\/p>\n\n  <h3>2010s \u2014 FinFET and High-k\/Metal Gate<\/h3>\n  <p>The 22 nm FinFET node (Intel, 2011) introduced new CMP requirements: STI CMP for fin height definition, replacement metal gate CMP for RMG planarization, and self-aligned contact CMP. The shift to low-k dielectrics (k &lt; 2.5) required softer polishing conditions to avoid delamination of the mechanically fragile porous dielectric films. The number of CMP steps per chip grew to 15\u201320 by the mid-2010s.<\/p>\n\n  <h3>2020\u20132026 \u2014 GAA, 3D IC, and Wide Bandgap<\/h3>\n  <p>As of June 2026, the planarization frontier includes Gate-All-Around (GAA) nanosheet transistor formation at 2 nm and equivalent nodes (requiring SiGe-selective CMP for nanosheet release), 3D IC hybrid bonding surface preparation (Ra &lt; 0.3 nm, Cu-to-dielectric step &lt; 2 nm), through-silicon via (TSV) reveal CMP for 3D memory stacking, and the emerging challenge of SiC and GaN power device planarization. Advanced logic chips now require over 25 individual CMP steps per device flow.<\/p>\n<\/section>\n\n\n<section id=\"yield-impact\">\n  <h2><span class=\"jz-sn\">06<\/span>Planarity and Semiconductor Yield<\/h2>\n  <p>The relationship between planarization quality and chip yield is both direct and multiplicative. Because modern chips require 25+ CMP steps, each step&#8217;s contribution to yield is compounded across the full process. A CMP step that introduces defects at 0.1 per cm\u00b2 appears minor in isolation \u2014 but if 25 such steps each contribute 0.1 defects\/cm\u00b2, the cumulative defect contribution from CMP alone is 2.5 defects\/cm\u00b2, a very significant fraction of the total yield budget for a 300 mm wafer process.<\/p>\n  <p>The two most significant CMP-related yield loss mechanisms are:<\/p>\n  <ul>\n    <li><strong>Surface defects (particles, scratches):<\/strong> Slurry agglomerates or pad debris scratching the wafer surface create point defects that can electrically short adjacent features, open contacts, or block subsequent deposition from filling critical voids. At advanced nodes where metal pitches are sub-20 nm, a single 30 nm scratch can short two adjacent metal lines.<\/li>\n    <li><strong>Uniformity-driven parametric yield loss:<\/strong> Even a CMP process with excellent defect density but poor WIWNU will degrade parametric yield. In STI CMP, non-uniform fin heights translate directly into transistor current variation across the die. In ILD CMP, non-uniform dielectric thickness creates systematic variation in via etch depth, contact resistance, and capacitance \u2014 all of which affect speed and power specifications.<\/li>\n  <\/ul>\n<\/section>\n\n\n<section id=\"measurement\">\n  <h2><span class=\"jz-sn\">07<\/span>How Planarity Is Measured<\/h2>\n  <p>Quantifying the results of a planarization process requires multiple complementary metrology techniques, each sensitive to different spatial scales and feature types:<\/p>\n  <ul>\n    <li><strong>Spectroscopic reflectometry:<\/strong> Measures dielectric film thickness across the wafer by analyzing the wavelength-dependent reflectance spectrum. Fast, non-destructive, and available on in-line metrology tools. Provides the WIWNU map used for process control feedback.<\/li>\n    <li><strong>Spectroscopic ellipsometry:<\/strong> Measures both film thickness and optical constants simultaneously, offering higher accuracy than reflectometry for complex film stacks or thin films. Standard for post-CMP ILD characterization.<\/li>\n    <li><strong>Four-point probe:<\/strong> Measures metal film sheet resistance across the wafer after metal CMP. Provides both uniformity data and an absolute removal rate reference for copper and tungsten CMP modules.<\/li>\n    <li><strong>Atomic Force Microscopy (AFM):<\/strong> Images surface topography at sub-angstrom vertical resolution over a 1\u00d71 \u00b5m to 100\u00d7100 \u00b5m scan area. The primary tool for measuring post-CMP surface roughness (Ra, Rq, Rz) and characterizing individual scratches or CMP-induced morphology.<\/li>\n    <li><strong>Optical surface inspection (bright-field\/dark-field):<\/strong> KLA and AMAT inspection tools scan the full wafer surface at high speed to map defect count and location. CMP-induced defects (particles, scratches) are identified and classified for yield impact assessment.<\/li>\n  <\/ul>\n\n  <a class=\"jz-more\" href=\"https:\/\/jeez-semicon.com\/es\/blog\/Post-CMP-Cleaning-Planarization-Metrology-Ensuring-Surface-Quality\/\" target=\"_blank\" rel=\"noopener noreferrer\">\n    <span>Detailed guide: Post-CMP Cleaning &amp; Planarization Metrology \u2014 Ensuring Surface Quality<\/span>\n    <span class=\"jz-more-arrow\">\u2192<\/span>\n  <\/a>\n<\/section>\n\n\n<section id=\"cmp-solution\">\n  <h2><span class=\"jz-sn\">08<\/span>CMP: The Industry Solution<\/h2>\n  <p>Chemical Mechanical Planarization directly addresses all of the failure modes described above through a single, scalable process that simultaneously removes material from elevated surface features faster than recessed areas. By combining the chemical softening of the target film surface with mechanical abrasion by nano-scale particles, CMP achieves material removal rates (typically 100\u2013500 nm\/min) that would be impossible by mechanical polishing alone, while maintaining surface finishes (Ra &lt; 1 nm) that pure chemical etching cannot replicate. The result is a globally planar surface delivered within the exacting uniformity budgets that advanced-node lithography, deposition, and etch processes require.<\/p>\n  <p>The key enabling physics \u2014 described by Preston&#8217;s equation (MRR = K<sub>p<\/sub> \u00d7 P \u00d7 V) \u2014 ensures self-leveling behavior: elevated surface points experience higher contact pressure (P) against the compliant polishing pad and are therefore removed at a higher rate, while recessed points experience lower pressure and are removed more slowly. This inherent self-leveling mechanism is what distinguishes CMP from all deposition-based or thermal planarization techniques, which tend to replicate rather than correct the underlying surface topography.<\/p>\n\n  <a class=\"jz-more\" href=\"https:\/\/jeez-semicon.com\/es\/blog\/CMP-Process-Steps-How-Chemical-Mechanical-Planarization-Works\/\" target=\"_blank\" rel=\"noopener noreferrer\">\n    <span>Full process guide: CMP Process Steps \u2014 How Chemical Mechanical Planarization Works<\/span>\n    <span class=\"jz-more-arrow\">\u2192<\/span>\n  <\/a>\n<\/section>\n\n\n<div class=\"jz-cta-box\">\n  <h3>Need CMP Consumables for Your Planarization Process?<\/h3>\n  <p>JEEZ (Jizhi Electronic Technology Co., Ltd.) is a direct manufacturer of CMP polishing slurries, polishing pads, and absorption films for semiconductor wafer planarization. Contact us to discuss your specific process requirements.<\/p>\n  <a class=\"jz-btn\" href=\"https:\/\/jeez-semicon.com\/es\/contact\/\" target=\"_blank\" rel=\"noopener noreferrer\">Contact JEEZ Technical Team \u2192<\/a>\n<\/div>\n\n\n<section id=\"faq\">\n  <h2><span class=\"jz-sn\">PREGUNTAS FRECUENTES<\/span>Preguntas frecuentes<\/h2>\n  <div class=\"jz-faq-list\">\n    <div class=\"jz-faq-item\">\n      <div class=\"jz-faq-q\">What does planarization mean in semiconductor manufacturing?<\/div>\n      <div class=\"jz-faq-a\">Planarization in semiconductor manufacturing refers to any process that reduces or eliminates surface height variation on a wafer during IC fabrication. As device layers are deposited and patterned, topographic irregularities accumulate across the wafer surface. Planarization \u2014 most commonly achieved through Chemical Mechanical Planarization (CMP) \u2014 corrects this topography to restore a flat, uniform surface that subsequent lithographic, deposition, and etch steps require for reliable, high-yield processing.<\/div>\n    <\/div>\n    <div class=\"jz-faq-item\">\n      <div class=\"jz-faq-q\">Is planarization the same as CMP?<\/div>\n      <div class=\"jz-faq-a\">No \u2014 planarization is the goal; CMP is the primary technique used to achieve it. Planarization encompasses any process that flattens the wafer surface, including older methods such as Spin-on-Glass (SOG), BPSG reflow, and resist etch-back. CMP (Chemical Mechanical Planarization) is simply the dominant and most capable technique, being the only one that delivers true global planarization across the full 300 mm wafer diameter with sufficient uniformity for advanced-node manufacturing.<\/div>\n    <\/div>\n    <div class=\"jz-faq-item\">\n      <div class=\"jz-faq-q\">What is the difference between local and global planarization?<\/div>\n      <div class=\"jz-faq-a\">Local planarization reduces step heights near individual features (within a few tens of micrometers) but does not correct long-range topographic variation across the chip or wafer. Global planarization achieves uniformity across the entire chip area and 300 mm wafer diameter \u2014 a requirement imposed by the narrow depth-of-focus (\u00b130\u201380 nm) of modern optical lithography. CMP is the only mainstream technique achieving global planarization; older methods like SOG and etch-back are local techniques only.<\/div>\n    <\/div>\n    <div class=\"jz-faq-item\">\n      <div class=\"jz-faq-q\">Why does surface non-uniformity cause chip yield loss?<\/div>\n      <div class=\"jz-faq-a\">Surface non-uniformity causes yield loss through several mechanisms: lithographic focus failure (portions of the exposure field out of depth-of-focus produce CD errors); via fill variation (contact holes of different depths cause inconsistent tungsten or copper fill); barrier metal step coverage failure (thin barriers crack at step edges, enabling electromigration failure); and etch rate non-uniformity (variable etch depths across a non-planar surface produce dimension errors and residue). All of these translate into either hard failures (opens and shorts) or parametric failures (off-spec speed, power, or threshold voltage).<\/div>\n    <\/div>\n    <div class=\"jz-faq-item\">\n      <div class=\"jz-faq-q\">When was CMP first used in semiconductor manufacturing?<\/div>\n      <div class=\"jz-faq-a\">IBM researchers published the first technical paper on CMP for in-process device wafers in 1988, describing the application of chemo-mechanical polishing for ILD planarization. The technology entered development production within two years and was adopted industry-wide through the early 1990s. Copper CMP \u2014 enabling copper damascene interconnects \u2014 was introduced in commercial production by IBM in 1997. As of June 2026, leading-edge logic chips require over 25 individual CMP steps per process flow.<\/div>\n    <\/div>\n  <\/div>\n<\/section>\n\n<\/div>\n\n<script type=\"application\/ld+json\">\n{\n  \"@context\": \"https:\/\/schema.org\",\n  \"@type\": \"FAQPage\",\n  \"mainEntity\": [\n    {\"@type\":\"Question\",\"name\":\"What does planarization mean in semiconductor manufacturing?\",\"acceptedAnswer\":{\"@type\":\"Answer\",\"text\":\"Planarization in semiconductor manufacturing refers to any process that reduces or eliminates surface height variation on a wafer during IC fabrication. As device layers are deposited and patterned, topographic irregularities accumulate. Planarization \u2014 most commonly achieved through CMP \u2014 corrects this topography to restore a flat, uniform surface required for subsequent process steps.\"}},\n    {\"@type\":\"Question\",\"name\":\"Is planarization the same as CMP?\",\"acceptedAnswer\":{\"@type\":\"Answer\",\"text\":\"No \u2014 planarization is the goal; CMP is the technique. Planarization includes older methods such as SOG, BPSG reflow, and etch-back. CMP is the dominant technique because it is the only one delivering true global planarization across a 300 mm wafer with sufficient uniformity for advanced-node manufacturing.\"}},\n    {\"@type\":\"Question\",\"name\":\"What is the difference between local and global planarization?\",\"acceptedAnswer\":{\"@type\":\"Answer\",\"text\":\"Local planarization reduces step heights near individual features but does not correct long-range wafer variation. Global planarization achieves uniformity across the full chip area and 300 mm wafer \u2014 required by the narrow depth-of-focus of modern lithography. CMP is the only mainstream technique achieving global planarization.\"}},\n    {\"@type\":\"Question\",\"name\":\"When was CMP first used in semiconductor manufacturing?\",\"acceptedAnswer\":{\"@type\":\"Answer\",\"text\":\"IBM published the first CMP paper for in-process ILD planarization in 1988. Copper CMP enabling Cu damascene interconnects was introduced in commercial production by IBM in 1997. As of June 2026, leading-edge logic chips require over 25 CMP steps per process flow.\"}}\n  ]\n}\n<\/script>","protected":false},"excerpt":{"rendered":"<p>\u2190 Back to Complete Planarization Guide Semiconductor Fundamentals Semiconductor planarization is the process of reducing or eliminating surface topography on a wafer during integrated circuit fabrication. This article covers the  &#8230;<\/p>","protected":false},"author":1,"featured_media":2372,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[9,59],"tags":[],"class_list":["post-2370","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-blog","category-industry"],"acf":[],"_links":{"self":[{"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/posts\/2370","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/comments?post=2370"}],"version-history":[{"count":2,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/posts\/2370\/revisions"}],"predecessor-version":[{"id":2373,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/posts\/2370\/revisions\/2373"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/media\/2372"}],"wp:attachment":[{"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/media?parent=2370"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/categories?post=2370"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/jeez-semicon.com\/es\/wp-json\/wp\/v2\/tags?post=2370"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}